DESIGN AND EVALUATION OF A LOW-VOLTAGE PROCESS VARIATION-TOLERANT SRAM
[View]
1KANDAMURI DIMPLE TRIVENI,2P.SURYA NARAYANA
present three iterations of SRAM bit cells with nMOS-only based read ports aimed to greatly reduce data dependent read port leakage to enable 1k cells/RBL, improve read performance, and reduce area and power over conventional and 10T cell-based works.
1KANDAMURI DIMPLE TRIVENI,2P.SURYA NARAYANA
present three iterations of SRAM bit cells with nMOS-only based read ports aimed to greatly reduce data dependent read port leakage to enable 1k cells/RBL, improve read performance, and reduce area and power over conventional and 10T cell-based works.
EFFICIENT AND IMPROVED SECURITY FOR NON-VOLATILE MAIN MEMORY USING DSSC
[View]
1YEDIDA SRIDURGA,2S SAMBASIVARAO DANNINA
:The use of hardware encryption and new memory technologies such as phase change memory (PCM) are gaining popularity in a variety of server applications such as cloud systems
1YEDIDA SRIDURGA,2S SAMBASIVARAO DANNINA
:The use of hardware encryption and new memory technologies such as phase change memory (PCM) are gaining popularity in a variety of server applications such as cloud systems
LOW DENSITY SCALABLE BINARY COUNTER USING EFFICIENT SORTING NETWORK
[View]
1KATHIMANDA ANJALI,2S SAMBASIVARAO DANNINA
Parallel counters are enter components in numerous number juggling circuits, particularly quick multipliers
1KATHIMANDA ANJALI,2S SAMBASIVARAO DANNINA
Parallel counters are enter components in numerous number juggling circuits, particularly quick multipliers
POWER AND DENSITY OPTIMIZED SYMMETRIC PASS GATE USING GDI
[View]
1BUSI SUDHAKARA RAO, 2A.NAGA SUMAN
Internet of Things (IoT) devices have strict energy constraints as they often operate on a battery supply. The cryptographic operations within IoT devices consume substantial energy and are vulnerable to a class of hardware attacks known as side-channel attacks
1BUSI SUDHAKARA RAO, 2A.NAGA SUMAN
Internet of Things (IoT) devices have strict energy constraints as they often operate on a battery supply. The cryptographic operations within IoT devices consume substantial energy and are vulnerable to a class of hardware attacks known as side-channel attacks
AREA EFFICIENT IMPROVED BINARY COUNTER USING SCALABLE SORTING NETWORK
[View]
D.Lavanya1 P.Pavithra Roy2
Many number juggling circuits use parallel counters as entry components,and rapid multipliers are a good example of this.
D.Lavanya1 P.Pavithra Roy2
Many number juggling circuits use parallel counters as entry components,and rapid multipliers are a good example of this.
Pages [1]
This work is licensed under a Creative Commons Attribution 3.0 License.
© 2011 - 2021 International Journal of Engineering In Advanced Research Science and Technology
Managed By Indian Association for Reliability and Statistics
International Journal of Engineering In Advanced Research Science and Technology ISSN : 2350-0174 (Online)
All rights reserved withinfo.ijearst.co.in.
To make sure that you can receive messages from us, please add the 'ijearst.co.in' domain to your e-mail 'safe list'. If you do not receive e-mail in your 'inbox', check your 'bulk mail' or 'junk mail' folders.
For any Technical Support contact @info.ijearst.co.in